Introduction
Multiplication is heavily used algorithm in many computational units. It is vital for processors to have low power multipliers. Multipliers play an important role in many high performance systems such as Microprocessors, Digital Signal Processing, Fir filters etc. Performance of any system is generally determined by the performance of multiplication unit. Because multiplication is a most power consuming and slowest process in any computational unit. Hence designing a efficient multiplier in terms of area, power and delay is a major objective in this work.
Multipliers designed with reversible logic are one of the best solution to reduce power dissipation. As demonstrated by R.Landauer in the early 1960, irreversible hardware computation regardless of its realization technique, results in energy dissipation due to the information loss [1] .It is proved that the loss of each one bit of information dissipates at least KTln2 joules of energy (heat), where K=Boltzmann's constant and T=absolute temperature at which operation is performed [1] . In .1973, Bennet showed that in order to avoid KTln2 joules of energy dissipation in a circuit, it must be built using reversible logic gates [2] . In this paper we try to design a reversible multiplier with Peres gate and Full adder.
II. Basic Definitions Related To Reversible Logic
An n input n output function is said to be reversible if there is one to one correspondence (mapping) between inputs and outputs. Hence, in any reversible system number of inputs is always equal to number of outputs. Also the input vector can always be determined from its output vector [4] [5] [6] 
A)
Reversible Function : A multiple output Boolean function (x1: x2: xn) of n Boolean variables is called as reversible if 1) The number of outputs is equal to number of inputs.
2)
If reversible function performs permutations of set of input vectors.
B)
Reversible Logic Gate : Reversible Logic gates are circuits in which number of inputs is equal to number of outputs and there is one to one mapping between inputs and outputs [3] [4] [5] .It not only helps us to determine output vectors from input vectors but also we can uniquely determine input vectors from its output vectors [4] [5] [6] .
C)
Constant Inputs : This refers to number of inputs that has to be maintained constant at 1 or 0 in order to synthesize the given logical function [7] .
D)
Garbage Outputs : The output that is added to an n x k function to make it reversible is called as garbage output [6] . The following simple formula shows the relation between constant inputs and garbage outputs : (Input + Constant inputs) = (Output + Garbage Outputs).
E)
Quantum Cost : Quantum cost refers to the cost of the circuit in terms of the cost of primitive gate. It is calculated knowing the number of primitive reversible logic gates (1*1 or 2*2) required to realize the circuit. The quantum cost of a circuit is the minimum number of 2*2 unitary gates to represent the circuit keeping the output unchanged. The quantum cost of a 1*1 gate is 0 and that of 2*2 gates is unity [8] .
F)
Flexibility : Flexibility refers to the universal nature of a reversible logic gate in realizing more functions [9] .
G)
Gate Level : It refers to number of levels required to realize the given function.
H)
Hardware Complexity : This refers to total number of logic operations in a circuit, i.e. total number of AND,OR EXOR operations in a circuit [10] [11] .
I)
Design Constraints for Reversible Logic Circuits : The following are the important design constraints for reversible logic circuits: a) Reversible Logic circuits do not allow fan-outs. b) Should use minimum number of constant inputs. c) Should use minimum number of garbage outputs. d) Should use minimum gate levels or logic depth. e) Should have minimum quantum cost. .
III. Reversible Logic Gates
There are many number of reversible logic gates that exist at present. The quantum cost of each reversible logic gate is an important optimization parameter [12] . The quantum cost of a 1x1 reversible gate is assumed to be zero while the quantum cost of a 2x2 reversible logic gate is taken as unity. The quantum cost of other reversible gates is calculated by counting the number of V, V+ and CNOT gates present in their circuit. V is the square root of NOT gate and V+ is its Hermit an. An n x n reversible gate can be represented as: 
1) NOT Gate
The simplest Reversible gate is NOT gate and is a 1*1 gate [13] . The Reversible 1*1 gate is NOT Gate with zero Quantum Cost is as shown in the Figure 1 .
2) CNOT GATE
CNOT gate is also known as controlled-not gate. It is a 2*2 reversible gate. The CNOT gate can be described as: Iv = (A, B) ; Ov = (P= A, Q= A B)
Iv and Ov are input and output vectors respectively. Quantum cost of CNOT gate is 1 [14] . Figure 2 shows a 2*2 CNOT gate and its symbol.
3) FEYNMAN Gate
The Feynman gate which is a 2*2 gate and is also called as Controlled NOT and it is widely used for fan-out purposes. The inputs (A, B) and outputs P=A, Q= A XOR B. It has Quantum cost one [15] 
4) Double Feynman Gate (F2G)
It is a 3*3 Double Feynman gate [16] .The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P = A, Q=AÅB, R=AÅC. Quantum cost of Double Feynman gate is 2.
5) TOFFOLI Gate:
TOFFOLI gate which is a 3*3 gate with inputs (A, B, C) and outputs P=A,Q=B, R=AB XOR C. It has Quantum cost five [17] .
6) FREDKIN Gate:
Fredkin gate which is a 3*3 gate with inputs (A, B, C) and outputs P=A, Q=A'B+AC, R=AB+A'C. It has Quantum cost five [18] .
7) PERES Gate:
Peres gate which is a 3*3 gate having inputs (A, B, C) and outputs P = A; Q = A XOR B; R = AB XOR C. It has Quantum cost four [19] .
IV. Proposed Reversible Multiplier
General multiplier is basically based on two steps: a) Generation of partial products b) Addition of partial products.
The operation of the partial products can be generated in parallel using 16 Peres gates as shown in Fig.8 because of lower hardware complexity, we use Peres gate instead of other reversible gates. This structure is proposed in [20] .
Fig.8 Partial Products Generation (PPG) using Peres gate
The purpose of this paper is the design of reversible multiplier using VHDL, with the aim of optimizing its hardware complexity to make it more economical in terms of number of garbage Therefore we have used a Full adder having zero garbage outputs and zero constant inputs. The proposed full adder will be of great help in reducing the garbage outputs and constant input parameters.
Output variable Sum in a Full Adder can be implemented using simple XOR gates as shown in fig 9. Proposed 4 bit reversible multiplier can be generalized for 8 bit and higher order multiplication using following algorithm (fig 12) . 
V.
Results.
Complete code of reversible multiplier (4bit, 8bit and 16bit) is Written using VHDL, simulated using Xilinx ISE 13.1 Simulator and synthesized using Xilinx synthesis tool (XST) 13.1. Power analysis performed using Xilinx X Power Analyzer. Target FPGA used belongs to SPARTAN 3 families, XC3S50 device, VQ100 package, speed grade -5. Fig. 13, 14, 15 shows the simulation results, device utilization Summary and power analysis respectively.
Fig13.Simulation Results

Fig14. Device Utilization Summary
Fig15. Power Analysis As shown in table3, our proposed design requires only 28 reversible gates and is also optimized in terms of number of garbage outputs, number of constant inputs and hardware complexity.
VI.
Conclusion. Table 2 shows that proposed reversible multiplier using Peres gate and Full Adder is better in terms of area power and delay as compared with conventional multiplier. Furthermore, Table 3 shows that it is efficient in terms of number of garbage outputs, constant inputs and quantum cost as compared with other reversible multipliers. However, we need synthesizing methods to minimize number of garbage outputs and constant inputs. We are short of simulation, synthesis, testing and verifying tools for designing reversible logic. But researchers around the world have been doing exciting research and making progress in this direction. Soon, reversible computing will become promising technology in near future.
